1.Tapeout with multi-million gates count SOC design on cutting-edge technologies. 2.Develop UDSM design methodology for timing/power/reliability/DFM closures and low power designs. 3.Implement and enhance design infrastructure for the increases on productivity and quality.